Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply voltage for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple supply voltages, however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two supply voltages for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25% over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS85 benchmark suite.
INTRODUCTION
Supply voltage reduction is one of the most effective techniques in reducing power consumption of CMOS circuits. The majority of power consumed is dynamic power, which is reduced quadratically with the voltage VDD. Reducing V . 0 , unfortunately, leads to an increase in delay which results in performance degradation of the entire circuit. Recently many papers have been published on techniques to reduce VDD without degrading performance, [ 
13,
Scaling down the threshold voltage, I&, with VDD was employed in [l] . This approach, however, faces the problem that the standby leakage current increases significantly because of low Vth. To cut off the leakage current in a sleep mode, several approaches have been proposed such as a multi-threshold-voltage CMOS, [2] , or a variable-threshold-voltage scheme, [3] . These require, however, additional process steps, [2], or additional circuits for substrate bias control, [3] . Another approach is to use paral1eVpipelined architectures for keeping the required throughput of the circuit even with degraded transistor-performance, [ 11. However, parallel architectures lead to a heavy area penalty in the datapath and pipelined architectures incur undesirable latency and a slight area penalty for the pipelining latches. Yet another approach involves using dual supply voltages one high, VzD, and the other low, VhD, so that the circuit part on the critical path is operated with VfD and the circuit part off the critical path is operated with V,",, [4] . This results in reducing the power without degrading the entire circuit performance. Advantages of this approach are: 1) no need of changing V& and hence no need for changing the regular fabrication process; 2) no need for creating parallellpipelined datapaths causing heavy area penalty or undesired increase in latency. The practicality of using dual supply voltages is demonstrated in 'This research has been supported by the Army Research Office under grant number DAIDAAG55-98-1-0315, Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. DAC 99, New Orleans, Louisiana 81999 ACM 1-581 13-092-9/99/0006..$5.00 slight area penalty.
In the design of high performance circuits reducing the critical path of designs takes up the majority of the design time. This results in excessive slack in various structural paths in the design. Therefore, it is extremely desirable that CAD tools automatically find such slack and exploit it for power reduction. In [4] simple greedy sub-optimal heuristics are proposed for utilizing this available slack using a dual supply voltage scheme for obtaining significant reduction in power consumption.
In this paper we develop a formal model for the use of two or more supply voltages for reducing power consumption in CMOS circuits without degrading performance. An efficient heuristic is then derived from this model. Our technique uses an iterative method based on linear programming, LP, and solves the problem in a near optimal manner using reasonable amount of CPU time.
PRELIMINARIES AND RELATED WORK
If a gate operating at a lower supply voltage were to directly feed a gate operating with a higher supply voltage then large amount of static current is likely to flow in the PMOS of the gate with the higher supply voltage. This is due to the fact that when the output of the low voltage gate is at "1" its voltage level may not be sufficient to turn-off the PMOS of the succeeding high voltage gate. This problem can be avoided by using the level conversion circuit shown in Fig. 1 . While the level-converter eliminates the static power dissipation it dissipates substantial power while toggling. In addition, introducing a level converter in the circuit may lead to performance degradation due to the propagation delay of the level converter which may or may not be substantial. Any formal technique that attempts to formulate the use of multiple supply voltages for circuit design must therefore take the delay of and the power dissipated in the level converters into account. VkD gates with multiple fanouts with VZD gates.
Previous work in addressing this problem has concentrated on solving the problem at function level, [5], [6] , [7] , [8] . In these, the problem is addressed as one of finding an optimal schedule for a data-flow description of an algorithm. At function level there are two factors that allow for relatively easy problem modeling: 1) The problem sizes are relatively small; so slow techniques like Integer Linear Programming, ILP, can be fruitfully employed.
2)
The level converter delay is insignificant in comparison to functional unit delays and hence can be ignored. These two factors can be completely unrealistic when we consider gate level circuits. Our technique tackles these difficulties by: 1) Using linear programming, LP, techniques which are polynomial time techniques.
)
Explicitly modeling the delay of the level converters and the power consumed by them.
NOTATION
A gate-level combinational circuit can be represented by a directed acyclic graph, G = (V, E), referred to as a circuit-graph. Every circuit-graph node U E V represents a logic gate or a primary input and every directed edge e,, E E denotes the wire that connects the output of gate U to the input of gate U. The primary input junctions P I S are also modeled as nodes E V. The gates with a fanout of 0 constitute the primary outputs, PO. The delay of a noddgate U is denoted by deZay(u). The maximum propagation time for a signal through the circuit-graph, for any path from a primary input node to a primary output node constitutes the critical path, C P ( G ) , of the circuit-graph. We now define three attributes for every node in G . For a node U these are namely, the amval time AT(u), the required time RT(u) and the slack, sZ(u). Additionally, every wire e,, E E has the attribute edge-slack, esZ(e,,). We will now define all the attributes mentioned previously.
A T ( u ) = external time of arrival, U E P I ,
RT(u) = m i n , E f a n o u t ( , )~( v )
-delay(u), else,
esl(e,,) = RT(v) -A T ( u ) -delay(u).
(1) 
UDF-Displacement
We define UDF-Displacement, a circuit-graph transformation technique, as a mapping r:V+Z, {Z: the set of integers}; such that the number of UDFs in the wire e,,, UDFP(e,,), after UDF-Displacement is related to the number of UDFs before UDFDisplacement, UDF ( e,, ) , by,
UDF'(e,,) = U D F ( e , , ) + r ( v ) -r ( u ) . ( 2 )
A UDF-Displacement is legal if and only if UDF"(e,,) 2 0
We state the following without proof.
for all wires e,, E E . The above theorem gives rise to the following corollary,
We call a circuit safe when all nodes U E V have sZ(u) 2 0 and all wires have esl(e,,) 2 0.
Delay Balancing
A given circuit-graph G can be transformed to a functionally equivalent circuit-graph G' by introducing appropriate number of unit delav buffers into the circuit in such a manner that for everv Corollary 1 l f w e connect all the gates 6 PO (primary outputs) of a given combinational circuit to a common dummy node 0 through dummy wires then, i f we restrict 40) to be exactly 0 and also 41) for every input node I E PI to be exactly 0, then the critical path of the transformed circuit-graph after UDF-displacement remains u d t e r e d . e,, E E esZ(e,,) = 0 and CP(G') = C P ( G ) . This process is known as delay balancing. For our purposes we use delay balancing as a tool to capture all the slack in the circuit. The delay buffers we use for delay balancing arefictitious entities whose only purpose is to model the slack present in the circuit. We refer to these fictitious buffers as UDFs (Unit Delay Fictitious-Buffers). Fig. 2 shows a gate level circuit and Fig. 3 shows its delay balanced counterpart; the "boxed" numbers in the wires of the circuit in Fig. 3 represent the number of UDFs on that wire. Starting with a given circuit-graph there are several possible ways to produce a delay balanced graph. Any such delay balanced graph will from now on be referred to as a delay balanced configuration.
PROBLEM FORMULATION 4.1. Dual Supply Voltages for Gate-Level Circuits
We first formulate the problem at gate-level. Furthermore, for simplicity we assume that gate U has delay df at VED and a delay d t at VkD with d t = d f + IC, where k, is a positive integer. Also, we assume that the delay of a level converter introduced between a gate at voltage VkD and a gate at voltage VID is a fixed integer = dlev. We call the above model the integral delay-digerence model.
We later extend the model to cases where IC,, dleU, are nonintegral.
The Integral Delay-Difference Model
Beginning with a circuit where all gates are operated with a supply voltage of VzD if gate U has a slack of at least k , time units then it is a potential candidate for being switched to VbD. However, only a subset of all the gates with the requisite slack can be switched to VbD. Identifying that particular subset of gates which lends us a maximum power benefit is our problem at hand.
The key fact that UDF-Displacement can generate all delay balanced configurations of a circuit-graph, see Theorem l , leads to the following.
Objective: To employ UDF-Displacement to idenrib that particular delay balanced configuration which identifies all the logic gates which can be switched to a lower supply voltage while providing a maximal reduction in power consumption, while also maintaining the critical path. The process of obtaining a tower Reducing Qutimization with UDF-Displacement will here onwards be referred to as PROUD. PROUD will be modeled as a linear programming (LP) problem and can be summarized as, Input: A combinational gate-level netlist, with all gates using Output: A power optimized version of the above circuit utilizing the same gates as before but with some gates using VkD.
First, transform the circuit-graph by adding a common fanout node 0 for all nodes E PO as in corollary 1. For each noddgate, U E V, definep, = k, + die,, -1 and then: Fig. 4 Fig. 4 The inequalities (4) ensure that for Zow(u) to be 1 at least. k, UDFs must be available in the path from node U to node uk, , i.e., at least "1" UDF must be available in each of the wires, U + u1, Similarly, the inequalities (5) ensure that if any fanout node w j of node U remains at V/", i.e., low(wj) = 0, then Zow(u) can be 1 only if the path from Uk, to w j has at least dlev additional UDFs.
Produce a random delay balanced configuration of the given circuitgraph. We use a depth first UDF insertion heuristic for this. 2. Transform the circuit-graph using the transformation illustrated in

as follows: i)introduce pu auxiliary nodedgates with a delay of 0 units in between gate U and each of its fanout nodes as shown in
The inequalities (6) along-with the fact we are minimizing the objective function ensure that level-conw(u) = 1 exactly when low(u) = 1 and at least one fanout node w j of node U has
The objective function in (7) models the global power benefit as a linear function of low(u) and level-conw(u) for all nodes U E V . The power dissipated in the level converter, see Fig. la , is modeled as the power dissipated by two inverters one at VkD, inwl, and the other at VzD, inv2.
If we solve the formulated problem as an ILP problem by restricting Zow(u), leveZ-conw(u) to integers then we get an optimal solution but the ILP solver may take long CPU time. We therefore use the heuristic PRHEUDENT which will be discussed subsequently.
~i +~i + 1 i € { l . . . k , -l } .
We now detail the steps of PRHEUDENT. In our simulations we iterated the steps 1.. 2., 3. i) only once and then used 3. ii) to determine the supply voltage for all the remaining nodes.
PROUD.
4.1.2.
The obvious way to deal with the case where a gate has a nonintegral k, is to employ the ceil operator to k, and then solve for PROUD. For example if we have the voltage pair ( 2 3 , 1.8V) then for a gate ,U, with delay of 1 unit at 2.5V the delay is 1.93 at l.SV, which means k, = 0.93. By using k, = 1 instead we can still use the above model while maintaining the critical path and obtaining near optimal results. On the other hand for the voltage pair (3.3V, 2.5V) a gate, U , with a delay of 1 unit at 3.3V has a delay of 1.582 units at 2.5V with k, = 0.582 substituting k, = 1 may in all likelihood give us suboptimal results. If, however, we multiply all delay values in the circuit by a factor of 10 then the minimum value of k, for the above example will be 0.582 x 10 = 5.82. Also, the minimum gate delay which was 1 initially will now be 10, we can now use the ceil operator as before to get k, = 6. The excess UDFs used to switch gate U to 2.5V is therefore reduced from 1-0.582 = 0.418 to (6-5.82)/10 = 0.018. This, however, increases the run-time requirements considerably. Table 1 . Simulation results with, Case I: VED = 5V, VbD = 3V, unit delay gates with delay(5V) = 1 unit, delay(3V) = 2 units, i.e., k, = 1 unit for all gates, U E V, delay(leve1 converter) = 0 unit, i.e., dleu = 0, Case 11: V", = 5V, VbD = 3V, unit delay gates with delay(5V) = 1 unit, delay(3V) = 2 units, i.e., k, = 1 unit for all gates, U E V, def)ay(level converter) = 1 unit, i.e., 2.4, unit delay gates with delay(5V) = 1 unit, delay(2.4V) = 3 units, i.e., k, = 2 units for 
The Non-Integral Delay Diference Model
EXPERIMENTAL RESULTS
We used the PROUD formulation to explore. the use of two supply voltages for all the combinational benchmark circuits in the IS-CAS85 benchmark suite. The gates in the circuit were assumed to have a capacitance equaling the maximum number of transistors in a worst case chargingldischarging path, e.g, a 5-input NAND/NOR gate is assumed to have a capacitance of 5 units. A toggling level converter like the one in Fig. la) can be thought of as two toggling inverters, one at Vhs and the other at VZD. The level converter was modeled as having a capacitance of 2 units with 1 unit of capacitance switching between VbD and 0 and the other unit of capacitance switching between V f D and 0, see the objective function COST in (8) . The switching activities for all the gates were calculated using a monte-carlo method and a 0 delay model. The clock frequency, f&, was fixed at the critical path of the benchmark circuit under simulation.
As can be seen in Table. 1 three different cases were simulated which differed in the values of VbD and/or the delay of the level converter. As can be observed there is substantial increase in the power savings over the greedy technique in [4] when PRHEUDENT is employed. For case i) with the voltage pair (5V, 3V), see Table. 1, there is 2.5%-12.7% increase in power savings with PRHEUDENT. For case ii) with voltage pair (5V, 3V), see Table. 1, the increase in power savings with PRHEUDENT go up marginally for each benchmark circuit and now lie in the range 3%-14.7%. The real benefit of PRHEUDENT is, however, evident with the solo case with the voltage pair (5V, 2.4V), see Table. 1, here the increase in power savings lie in the range 7.1%-25.8%.
The CPU time for solving PRHEUDENT (Ultra-SparclO) however increases considerably when we handle more complex situations. This is evident by the considerable increase in CPU time from the simplistic model Case I to the more complicated model Case I11 in Table. 1.
We believe that better CPU times may be possible if we use a better LP package. The LP solver currently used was lp-solve, available at ftp:/Jtp.es.ele.tue.nl/pub/lpsolve.
In summary we conclude that we have developed a useful formal mathematical model and an effective heuristic for handling dual voltage supplies to reduce power consumption at gate-level. Future research in this area would be directed towards extending the scheme to more than two supply voltages. Also, important is to figure out ways to reduce the execution time of PRHEUDENT. 
